Room and Low Temperature Performance of High-Speed Neural Network Circuits
T. Daud · NASA Technical Reports Server (NASA) · 1997
We have described a challenging neural-network hardware implementation that would mate a 64x64-pixel infrared sensor directly on to a 3-dimensionally packaged set of neural processing chips with parallel input for high speed image processing. Non linearity effects and range compression are also discussed.