Combinational Logic Design for AES SubByte Transformation on Masked Data.
Elena Trichina · 2003
Low power consumption, low gate count and high throughput used to be standard design criteria for cryptographic coprocessors designated for smart cards and related embedded devices. Not anymore. With the advent of side channel attacks, the first and foremost concern is device resistance to such attacks, at a price.