Specification and Verification of Systolic Arrays
Nam Ling · 1999
Specification and verification of systolic arrays - definitions and related work systolic temporal arithmetic - a formalism specification and verification framework specification and verification of systolic arrays - application examples VSTA - a special purpose formal verifier for systolic designs verifying the coorectness of a systolic array for LU decomposition.