A Practical Guide for SystemVerilog Assertions
Srikanth Vijayaraghavan, Meyyappan Ramanathan · Kluwer Academic Publishers eBooks · 2005
SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench. Assertions add a whole new dimension to the ASIC verification process. Assertions provid