Design of test pattern generators for built-in test
Ramaswami Dandapani, Janak H. Patel, Jacob A. Abraham · International Test Conference · 1984
This paper presents methods for designing cost-effective on-chip built-in test generators. Given an unordered test set, these methods produce an area and time efficient generator circuit using a small ROM and some additional logic. Some simulation results are presented.