Review of hybrid adders in low power VLSI
Ravina Rai, Pavan Kumar Shukla, Mirtunjay Kumar · 2025
This article discusses hybrid adder designs, which combine multiple logic types to reduce power consumption and speed performance. These designs are suitable for limited power applications, but may increase area overhead and complexity. The article emphasizes the importance of carefully selecting suitable designs based on application needs and addressing trade-offs.