ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators
Sungsoo Han, Minseong Jang, Jeehoon Kang · 2023
Functional programming’s benefits for hardware description have long been recognized in the literature. In particular, functional hardware description languages provide combinators such as maps and filters to facilitate the compositional description of circuits. However, it is challenging to apply functional programming with combinators to complex circuits with latency-insensitive interfaces such as valid/ready interfaces due to the cyclic nature of their forward and backward ports.