Some guidelines on HDL selection for Digital Systems Design

Dimitar Kovachev, Sergey G. Belchev, Dilyana Nedeva, Trifon P. Uzuntonev · 2022

The increasing complexity of hardware designs - especially ASIC (Application Specific Integrated Circuit) and FPGA (Field Programmable Gate Arrays) has meant an increase in the number of specific tools with their own libraries of macro and mega cells written in Hardware Description Languages (HDL). As a result, it is important that designers know some HDL and that electronic design automation tools vendors provide tools allowing such languages to be used. As a function of design complexity and application areas some recommendations on HDL choice are worked out.

Read the paper · More papers on PaperTik