Hardware debugging method based on signal transitions and transactions
N. Ohba, K. Takano · Asia and South Pacific Conference on Design Automation, 2006. · 2006
This paper proposes a hardware design debugging method, transition and transaction tracer (TTT), which probes and records the signals of interest for a long time, hours, days, or even weeks, without a break. It compresses the captured data in real time and stores it in a state transition format in memory. It can be programmed to generate a trigger for a logic analyzer when it detects certain transitions. The visualizer, which shows the captured data in the matrix, timing-chart, and state-transition diagram formats, helps the engineer effectively find bugs.