SAT and ATPG: Boolean engines for formal hardware verification
Armin Biere, Wolfgang Kunz · 2003
In this survey, we outline basic SAT- and ATPG-procedures as well as their applications in formal hardware verification. We attempt to give a path through the literature and provide a basic orientation concerning the problem formulations and known approaches in this active field of research.