An instruction-level methodology for power estimation and optimization of embedded VLIW cores
A. Bona, Mostafa Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, Roberto Zafalon · 2003
Summary form only given. The overall goal of this work is to define an instruction-level power macro-modeling and characterization methodology for VLIW embedded processor cores. The approach presented in this paper is a major extension of the work previously proposed, targeting an instruction-level energy model to evaluate the energy consumption associated with a program execution on a pipelined VLIW core. Our ongoing work aims at defining a power optimization technique based on the proposed model. The technique consists of a spatial rescheduling of the operations within the same long instruction to reduce their instruction power overhead.