Design and Simulation of Error Amplifier used in Power Management chips
K. M. Sudharshan, Bangalore Prabhakar Divakar · International Journal of Recent Technology and Engineering (IJRTE) · 2019
This paper discusses the design procedure of error amplifier, which is used in the power factor correction circuit built with dc-dc Boost converter. The error amplifier is the heart of the power management IC’s which indicates the accuracy of the entire circuitry. The specifications are considered which is suitable for power management applications. The gain of the amplifier is chosen to be 60db, UGB of 75MHz, slew rate of 50V/uS, PM greater than 60’, technology 180nm. The design is simulated using tsmc 180nm technology with Analog Device’s LT-SPICE simulator.