On accommodating particular analog system models with VHDL
G.S. Popescu · 2002
In this paper the problem of accommodating particular analog system models, with emphasis on interconnection representation, with discrete event simulators, and particularly with VHDL circuit descriptions, is discussed and a solution is proposed. The results can be successfully used for VHDL modeling and simulation, but they are implementation independent.