Cryptosystem An Implementation of RSA Using Verilog
International Journal of Computer Networks and Communications Security · 2013
In this paper, we present a new structure to develop 64-bit RSA encryption engine on FPGA that can be used as a standard device in the secured communication system.The RSA algorithm has three parts i.e. key generation, encryption and decryption.The algorithm also requires random prime numbers so a primality tester is also design to meet the needs of the algorithm.We use right-to-left-binary method for the exponent calculation.This reduces the number of cycles enhancing the performance of the system and reducing the area usage of the FPGA.These blocks are coded in Verilog and are synthesized and simulated in Xilinx 13.2 design suit.