BOPA: a traffic planning algorithm for minimizing buffer resources for onboard TSN switching
Jinfeng Huang, Zhenjiang Long, Wenwen Fu, Zhigang Sun · Third International Conference on Electronics and Communication; Network and Computer Technology (ECNCT 2021) · 2022
TSN(Time-Sensitive Networking) can provide deterministic switching services for critical traffic, which is an important development trend of onboard switching. Traffic planning is the key to onboard TSN applications. Its function is to map critical traffic to specific time slots in the network for transmission. Different planning results will cause different buffer requirements. FPGA-based TSN switch customization is an important way for onboard switch design. Minimizing switch buffer resources is of great significance to reducing FPGA size and power consumption. Based on the backtracking idea, this paper proposes a planning algorithm, named BOPA (Buffer size Optimized Planning Algorithm), to minimize the buffer size of the TSN switch. Simulation results show that BOPA can obtain the minimum value of TSN switch buffer resources according to the scene requirements under the premise of determining the topology and load.