Timed Circuits
Chris J. Myers · 2001
Chapter 7 presents a design methodology that utilizes known timing information to produce timed circuit implementations. When timing information is known, this information can be utilized to identify portions of the state space which are unreachable. These unreachable states introduce additional don't cares in the logic synthesis problem, and they can be used to optimize the implementation that is produced.