Verification
Chris J. Myers · 2001
Chapter 8 describes methods to verify that specifications meet their goals and circuits are correct under all permissible delay behaviors. In order to validate a specification or circuit, simulation can be used, but this cannot guarantee complete coverage. Therefore, it is necessary to use verification to check if a specification or circuit operates correctly under all the allowed combinations of delay.