Cycle-Accurate Specification
Kluwer Academic Publishers eBooks · 2005
This chapter has described the cycle-accurate style of specification in Verilog. This style is often used in high level simulation of systems and it is beginning to be used for behavioral synthesis. Since synthesis technology is still young, the restrictions on the language styles will evolve; the user manual for the tools must be consulted.