A Study on the Performance Modeling of Input-Buffered Multistage Interconnection Networks Under a Nonuniform Traffic Pattern with Small Clock Cycle Schemes
Youngsong Mun · Journal of Internet Computing and services · 2004
In this paper the more accurate models than any other ones so far have been proposed for the performance evaluation of single-buffered banyan-type Multistage Interconnection Networks(MINs)'s under nonuniform traffic condition is obtained. Small clock cycle instead of big clock cycle is used. The accuracy of proposed models are conformed by comparing with the results from simulation.