Design of on-line clock jitter fault detection circuit for time-error-tolerant system
ChanghongYu · WSEAS TRANSACTIONS on SYSTEMS archive · 2011
One of the major obstacles encountered in design of a system on chip (SoC) arises from the high fault rate of clock distribution network in embedded intellectual property (IP) cores. With technolog...