FPGA IMPLEMENTATION OF REVERSIBLE ADDER/SUBTRACTOR
P Gowthami, R.V.S. Satyanarayana · Asian Journal of Engineering and Applied Technology · 2018
This work presents the new design of the reversible adder/subtractor circuit. The proposed design of reversible adder/subtractor is compared to the existing counterpart in terms of design constraints such as the total number of reversible gates, no. of constant inputs and quantum cost. The delay and power of the proposed reversible adder/subtractor circuit were calculated, compared with existing reversible and conventional adder/subtractors.