A fast on-chip debugging design for RISC-V processor

Shan Gao, Wan’ang Xiao, Zhenghong Yang, Dehua Wu, Wanlin Gao · Journal of Physics Conference Series · 2021

Abstract In order to improve the efficiency of on-chip debugging, a fast on-chip debugging design is proposed, which adopts JTAG interface and is applied in RISC-V processor. In this paper, we extend some debugging instructions, effectively reducing data entry by operating the debugging bus directly, and realize the breakpoint, pause, single step, et al., providing conveniences for the development and debugging of the software system.

Read the paper · More papers on PaperTik