A Reconfigurable 74-140Mbps LDPC Decoding System for CCSDS Standard
Yun Chen, Jimin Wang, Shixian Li, Jinfou Xie, Qichen Zhang, Keshab K. Parhi, Xiaoyang Zeng · IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences · 2021
Accumulate Repeat-4 Jagged-Accumulate (AR4JA) codes, which are channel codes designed for deep-space communications, are a series of QC-LDPC codes. Structures of these codes' generator matrix can be exploited to design reconfigurable encoders. To make the decoder reconfigurable and achieve shorter convergence time, turbo-like decoding message passing (TDMP) is chosen as the hardware decoder's decoding schedule and normalized min-sum algorithm (NMSA) is used as decoding algorithm to reduce hardware complexity. In this paper, we propose a reconfigurable decoder and present its FPGA implementation results. The decoder can achieve throughput greater than 74 Mbps.