A novel hybrid error detection and correction method using VHDL
Adham Hadi Saleh, Omar A. Imran, Weaam Talaat Ali, Adnan M. Taha, Wisam Najm Al-Din Abed · International Journal of Engineering & Technology · 2018
In this paper, we proposed a novel hybrid technique to Error Detection and Correction (EDAC) which is based on merging of two types of linear block codes: Hamming code and CRC (Cyclic Redundancy Check) at the same system. This technique is corrected all types of error by retransmitted or by Forward error correction (FEC). This technique is simply and achieves higher reliability, accuracy and security as compared with other similar methods. The system algorithms is designed and simulation using VHDL ((VHSIC (Very High Speed Inte-grated Circuit Hardware Description Language) to be implemented on FPGA kit (Field Programmable Gate Arrays) with Xilinx ISE 10.1 software program. The proposed system circuits have been designed, implemented, and corrects any types of error successfully.