High Speed Floating Point Multiply Accumulate Unit using Offset Binary Coding
P.L. Lahari, M. Bharathi, Yasha Jyothi M Shirur · 2020 7th International Conference on Smart Structures and Systems (ICSSS) · 2020
This paper deals with less delay efficient multiplier and accumulator unit for inner product, filtering [3] applications, convolution, image and video processing applications etc., Multiply and Accumulate unit plays and important role in Digital signal processor. On designing this consumes large area because it contains partial products so Distributed Arithmetic is considered to improve the speed but for each added input size of the ROM increases exponentially so offset binary coding preferred. By using floating point Offset binary coding complete speed of the processor will be increased. These designs are simulated and synthesized with Xilinx 14.7 ISE software. It achieves best area and less delay result when compared with other designs.