Exploiting Dual-Rail Register Invariants for Equivalence Verification of NCL Circuits
Son N. Le, Sudarshan K. Srinivasan, Scott C. Smith · 2020
Equivalence checking is one of the most scalable and useful verification techniques in industry. NULL Convention Logic (NCL) circuits utilize dual-rail signals (i.e., two wires to represent one bit of DATA), where the wires are inverses of each other during a DATA wavefront. In this paper, a technique that exploits this invariant at NCL register boundaries is proposed to improve the efficiency of equivalence verification of NCL circuits.