Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs (Artifact)
Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, Giorgio Buttazzo · DROPS (Schloss Dagstuhl – Leibniz Center for Informatics) · 2020
This artifact provides the means for reproducing the experiments presented in the paper "Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoC". In particular, it provides the means and describes how to replicate the experimental study that has been carried out to evaluate the proposed analysis with synthetic workloads.