Hardware Implementations of the Round-Two SHA-3 Candidates: Comparison on a Common Ground
Stefan Tillich, Martin Feldhofer, Mario Kirschbaum, Thomas Plos, Jörn-Marc Schmidt, Alexander Szekely · 2010
Hash functions are a core part of many protocols that are in daily use. Following recent results that raised concerns regarding the security of the current hash standards, the National Institute of Standards and Technology (NIST) pronounced a competition to find a new Secure Hash Algorithm (SHA), the SHA-3. An important criterion for the new standard is not only its security, but also the performance and the costs of its implementations. This paper evaluates all 14 candidates that are currently in the second round of the SHA-3 competition. We provide a common framework that allows a fair comparison of the hardware implementations of all SHA-3 candidates. We optimized the hardware modules towards maximum throughput and give concrete numbers of our implementations for a 0.18 µm standard-cell technology.