FPGA based Multiplier Less Decimator for Wireless Communication Systems
Geetanjali Geetanjali, Rajesh Mehra, Lajwanti Singh · 2020 International Conference on Computation, Automation and Knowledge Management (ICCAKM) · 2020
Reconfigurable high speed and area efficient reconfigurable decimator is presented for wireless communication systems. The multiplier less Distributed Arithmetic (DA) Algorithm is used to achieve better speed by consuming fewer resources. The proposed decimator is designed using Polyphase decomposition technique. It is further supplemented by optimized Look up Table (LUT) partitioning to reduce hardware complexity. The developed decimator is simulated and synthesized on Virtex 2Pro based target Field Programmable Gate Array(FPGA). The proposed decimator shows an improvement of 0.5-9.6% in speed. The design is also consuming 5.21-12.69% less slices, 12.54% less F/Flops and 4.34-10.50% less LUTs for economical solution.