A Low Power VLSI Architecture for Image Compression System Using DCT and IDCT
D. Preethi, A. M. Vijaya Prakash · 2012
Image compression is an important topic in digital world. It is the art of representing the information in a compact form. This paper deals with the implementation of low power VLSI architecture for image compression system using DCT. Discrete Cosine Transform (DCT) is the most widely used technique for image compression of JPEG images(5) and is a lossy compression method.. The architecture of DCT is based on Lo-effler method(1) which is a fast and low complexity algorithm. In the proposed architecture of DCT multipliers are replaced with adders and shifters. Low power approaches like Canonic signed digit representation for constant coefficients and sub-expression elimination methods has been used. The 2D DCT is performed on 8x8 image matrix using two 1D DCT blocks and a transposition block. Similar to DCT, the IDCT is also implemented using the Lo.effler algorithm for IDCT. Verilog HDL is used to implement the design. ISIM of XILINX is used for the simulation of the design. CADENCE RTL compiler is used to synthesize and obtain the detailed power and area reports of the design. MATLAB is used as the support tool to obtain the input pixel values of the image and the results from both ISIM and MATLAB are compared.