Non-Adaptive Pattern Reordering to Improve Scan Chain Diagnostic Resolution

Yu Huang, Jakub Janicki, Szczepan Urban · 2019

The following topics are dealt with: integrated circuit testing; fault diagnosis; integrated circuit design; logic testing; logic design; system-on-chip; design for testability; learning (artificial intelligence); field programmable gate arrays; IEEE standards.

Read the paper · More papers on PaperTik