Fonmal Verification of Coarse-Grained Parallel Programs for Embedded Microelectronic Systems
Sergei Pakharev, Alexey Syschikov · 2018
This paper described formal verification of coarse-grained programs by example of programs created by VPL language at VIPE IDE. The article discusses methods that allow the verification of the program to identify the main errors specific to parallel programs.