Low-Complexity LDPC Decoder for 5G URLLC
Liu Jian-cheng, Huan‐Chün Wang, Chung-An Shen, Jih-Wei Lee · 2018
This paper proposes a low-complexity low-density parity-check (LDPC) decoder architecture for 5G ultra-reliable low latency communication (URLLC). In order to reduce the hardware utilization and the influence of data dependency problem. Proposed low-complexity decoder reduces the number of multi-size shift modules of the conventional single-layer decoder from two to one by improve the method in [15]. Due to the reduction of multi-size shift modules, we also construct new matrices that generate the shift value in proposed low-complexity decoder. Using the FPGA platform of Xilinx Virtex 7, experimental results show our proposed low-complexity decoder improves the resources utilization and throughput of conventional architectures. The improvement in percentage is about 20.1% for LUTs and 6.8% for throughput. The experimental result show that our method is more efficient than [15].