A Logic Diagnosis Approach for Sequential Circuits
Y. Benabboud, Alberto Bosio, Luigi Dilillo, Patrick Girard, S. Pravossoudovitch, A. Virazel, Laroussi Bouzaida, Isabelle Izaute · INRIA a CCSD electronic archive server · 2009
This paper presents a logic diagnosis approach targeting sequential circuit performed in two phases, (i) a fault localization phase searching in to the dictionary a set of suspected lines able to explain the observed errors, and (ii) a fault model allocation phase associating a set of fault models on each suspect identified in the first phase. The main advantages of this approach are that the fault localization phase is fault model independent, and that the fault model allocation phase is able to deal with several fault models at a time (static and dynamic).