An FPGA implementation of redundant residue number system for low-cost fast speed fault-tolerant computations
Yufei Zhang · 2018
Si and Liu Wenye for inspiring and accompanyinig me during my two years' research life.Without them, I could not make it all the way till where I am today.I would like to acknowledge the assistance and technical support from the staff in VIRTUS