Symmetric block encoder based on reversible circuits
Zbigniew Szymanski, Marek Pawłowski · Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2018 · 2018
The goal of the presented work is a project of a novel symmetric block encoder. The basic processing elements are cascades of reconfigurable reversible gates changing the type of gates depending on the encryption key. The presented solution proposes the use of sixteen 8-bit cascades, which configuration requires a 640-bit key. The input information is processed in five rounds. The encryption keys in the subsequent rounds differ. The design was modeled in VHDL language and placed in an FPGA chip. The project is scalable, i.e. depending on the needs, it can be modified by changing the number of gates in the cascade, the width of the information block being processed, which may result in an increase or decrease in the width of the encryption key. The number of rounds may also be modified. The large size of the encryption key should ensure the safety of the encrypted data.