Performance Evaluation of Ring Counter using Gated Clock
Pushpa Mala S, S. Bharath, Anjum, Aniket Kumar, Debolina Kundu · International Journal of Engineering & Technology · 2018
Minimizing Power dissipation is one of the major concerns in the VLSI industry.Due the rapid growth in technology, there is a tremendous reduction in the chip size. Minimum power consumption has become a priority.In this paper, we propose a low power design techniquefor Ring counter using gated clock.In this paper, we demonstrate the working of ring counter using gated clock.The results are illustrated in Xilinx. The simulation results and the synthesis outputis shown.