The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix Multiplication
John V McCanny, K. W. Wood, John G. McWhirter, Christopher J. Oliver · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 1983
The mapping of matrix x matrix multiplication on to both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisified within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A detailed description of the circuit which emerges is given and some details relating to its practical implementation are discussed.