Enhanced LUT for Modified Distributed Arithematic Architecture - FIR Filter
Nithika Vivek, K. Anusudha · Digital Signal Processing · 2013
This paper presents Enhanced LUT for Modified Distributed Arithmetic Architecture for efficient implementation of finite impulse response (FIR) filter. This technique consists of shift registers, Look Up Table (LUT) and accumulator. Based on this technique, multipliers in Fir filter are replaced with LUT. Multiplications are performed using shift operation. Performance analysis of various filter orders with filter coefficients (with Kaiser Window technique) are synthesized using Verilog HDL.