Verification Of Hardware Description Language Designs
Joanne DeGroat · 2020
VLSI, mixed signal VLSI, hardware description languages (HDLs), and verfication of HDL designs.Recently she has been conducting research in the areas of HDL verification, FPGA architectures, and RF VLSI design.