A Novel Approach to Optimize Area of Fused Floating Point Three Term Adder
C. Yamunarani, M. Indu · Zenodo (CERN European Organization for Nuclear Research) · 2017
This paper presents an area efficient architecture for fused floating point addition using three terms. The first step of fused floating point addition is exponent comparison and significand alignment which occupies a major proportion of area in the overall architecture. Reduction in area is achieved by replacing exponent processing , significand alignment block and mantissa addition block of the existing fused floating point three term adder architecture with blocks having reduced area and comparable speed .The blocks proposed utilizes less hardware compared to the existing blocks without any compromise in the performance. The performance measures are evaluated using a specific tool and reduction in area is observed from the proposed work.