IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
Raj Kumar Mistri, Rahul Ranjan, Anuradha Kumari Choudhari, Babita Kumari · IOSR Journal of VLSI and Signal processing · 2017
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption.It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors.In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay.First one is Transmission Gate (TG) technique and second one is GDI Technique.This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC.The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool.LTspiceXVII is used as simulator to carry out the simulation work.