FPGA Implementation of Multi-scale Face Detection Using HOG Features and SVM Classifier
Michał Drożdż, Tomasz Kryjak · Image Processing & Communications · 2016
Abstract In this paper an FPGA based embedded vision system for face detection is presented. The sliding detection window, HOG+SVM algorithm and multi-scale image processing were used and extensively described. The applied computation parallelizations allowed to obtain real-time processing of a 1280 × 720 @ 50Hz video stream. The presented module has been verified on the Zybo development board with Zynq SoC device from Xilinx. It can be used in a vast number of vision systems, including diver fatigue monitoring.