EXPLOITING PARTIALLY RECONFIGURABLE FPGA FOR PERFORMANCE ADJUSTMENT IN THE RVC FRAMEWORK
Manel Hentati, Yassine Aoudni, Jean François Nezan, Mohamed Abid · 2012
In this paper, we present a method to implement a specific algorithm using the RVC framework and the dynamic par-tial reconfiguration (DPR). The DPR is a technique allow-ing to replace modules in a design at run-time. While, the RVC framework is based on the use a specific language for writing dataflow models called RVC-CAL. The studied algo-rithm is a Hadamard transform. Several dataflow models of the Hadamard transform can be used in the design process in order to favor speed or power consumption. We show the steps required to implement and switch between two dataflow models (a sequential model and a pipelined model) of the Hadamard transform. Our design allows to user to choose one of two architectures according her requirements of low power and high speed.