Implementation of the Binary Multiplier on CPLD Using Reversible Logic Gates
Ravi Kumar · IOSR Journal of Electronics and Communication Engineering · 2017
In this paper, we present the Implementation of the Binary Multiplier on CPLD using Reversible logic gates.These circuits have been simulated on Active HDL and synthesised on Xilinx web pack 5.1 software.