Model-Based IDDQ Pass/Fail Limit Setting
T. Aruna Unni, D.M.H. Walker · 1998
This paper describes several methods for setting IDDQ pass/fail limits using cell-based process, circuit and logic simulation. We demonstrate trade-offs in accuracy and model building effort on the ISCAS85 circuits.