Optimization of multi - channel HDLC protocol transceiver using Verilog
Harpreet Singh, Navneet Kaur, Vinay Chopra, Amardeep Singh · 2012
To transmit and receive data at high speed in any network without any error a protocol is required. HDLC protocol of layer2 of OSI model which is most suitable for bit oriented packet transmission mode is discussed in this article. HDLC protocol was designed with two full-duplex channels on the principle of Top-Down design. Verilog HDL coding of the design is done using Xiliux ISE and is implemented on Vertex FPGA, The design has been verified through simulation and synthesis of the existing and proposed design.