New memoryless, mod (2 n ±1) residue multiplier
Ahmad Hiasat · Electronics Letters · 1992
A mod (2n±1) residue multiplier is introduced. This multiplier does not use any memory. Using VLSI components, a very high speed multiplier is achieved. The whole implementation consists of a binary multiplier, adder and a few logic gates. This implies a reduced hardware requirement.