A Scaleable DSP System for ASIP Design
Yanjun Zhang, Hu He, Zhixiong Zhou, Xu Yang, Yihe Sun · 2006
This paper describes a scaleable DSP architecture for ASIP design and a retargetable compiler based on ORC. By configuring this architecture, designers can easily get the ASIP for one set of applications. A DSP named THUASDSP2004 is developed manually based on this architecture and the compiler can give a satisfied result.