A solution for memory collision in semi-parallel FPGA-based LDPC decoder design
Radivoje Zarubica, Stephen G. Wilson · 2018 52nd Asilomar Conference on Signals, Systems, and Computers · 2007
Low Density Parity Check (LDPC) decoders implementing long blocklength codes require semi-parallel design. One challenge when implementing these codes on Field Programmable Gate Arrays (FPGAs) is efficiently storing messages needed in the iteration process. To meet this challenge, a new class of LDPC codes is presented. They combine regularity of implementation with reduction of time needed for decoding process, and do not suffer of any significant performance loss due to their structure.